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1 
 
Abstract—DC faults can easily lead to overcurrent in DC 
distribution networks; these faults pose serious threats to the 
safe operation of the system. The blocking of modular multilevel 
converters based on the full-bridge sub-modules (FBSM-MMC) 
is mostly utilized to cut off the fault current. However, the 
blocking causes short-term blackouts in the entire DC 
distribution network and there are presently no effective 
solutions to address this problem. In this study, an integrated 
control and protection scheme based on the FBSM-MMC active 
current limiting strategy is proposed. The project includes three 
stages: first, MMC active current limiting strategy is used to 
limit the output current of the converter to about 1.2 p.u. after 
the occurrence of the fault (Stage 1); next, faulty lines are 
identified based on the asynchronous zero-crossing features of 
the DC currents of the two ends of the line (Stage 2); then, a fault 
isolation scheme based on the cooperation of converters, DC 
circuit breakers, and high-speed switches is proposed to isolate 
the faulty line (Stage 3). The distribution network can restart 
quickly via control of the converters. Finally, the simulation of a 
four-terminal flexible DC distribution network in 
PSCAD/EMTDC demonstrates the effectiveness of the proposed 
integrated scheme. 
 
Index Terms— Flexible DC distribution network, full-bridge 
sub-modules, converter active current limiting control, current 
zero-crossing detection, integrated control and protection scheme. 
 
I. INTRODUCTION 
ith high penetration of distributed generation and direct-
current (DC) loads, the traditional alternating-current 
(AC) distribution network faces the problems like poor voltage 
regulation, power quality, voltage unbalance, feeder over-
loading, and reverse power-flow. The flexible DC distribution 
networks can be used to alleviate those problems, thanks to their 
advantages of improved voltage regulation, higher power 
handling capability, and lower feeder losses. [1] [2]. Currently, 
half-bridge modular multilevel converters (HB-MMCs) and 
full-bridge MMCs (FB-MMCs) are commonly employed in 
flexible DC distribution networks. Although the HB-MMCs 
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have advantages of low power losses and capital costs, they 
cannot interrupt DC fault currents due to the free-wheeling 
diodes within the submodules (SMs). DC circuit breakers 
(DCCBs) must be used in HB-MMC systems to clear dc short 
circuit faults. On the contrary, FB-MMCs can block DC fault 
currents without the need for additional devices. Therefore, FB-
MMC technology constitutes an attractive choice for DC 
distribution network [3]. The hybrid MMC with FBSMs and 
HBSMs mixed in each arm is also proposed to block DC faults 
with reduced capital costs and losses compared to the FB-MMC 
[4][5]. The hybrid MMC is capable of generating the required 
negative voltage and remaining in operation during faults to 
actively inject fault current to the distribution network, in the 
same way as that of the FBSM-MMC. Therefore, the proposed 
protection scheme is applicable to the hybrid MMC [6] and the 
FBSM-MMC is taken as an example in this paper for simplicity. 
Fault tolerance is an important aspect in the operation of 
flexible DC distribution networks. Symmetrical monopole FB-
MMCs have been most employed, in which the pole-to-pole 
fault may seriously damage the power converters and need to 
be isolated rapidly. The DC fault protection of a three-terminal 
MVDC demonstration project is introduced in [7], where two 
terminals based on HBSM-MMCs are protected by DCCBs 
while the other terminal based on the hybrid MMC with DC 
fault blocking capability is protected by the AC circuit breaker 
(ACCB). However, fault detection is not discussed. Various 
fault detection methods have been studied, e.g. traveling-wave 
based protection [8]-[11], transient high-frequency impedance 
comparison based protection [12], and directional pilot 
protection with over-current criteria [13], etc. However, these 
methods can only detect the faulty line and the fault clearance 
remains unclear. 
Studies of fault active control for FB-MMC using terminal 
voltage control and terminal current control are discussed in [14] 
[15]. However, those strategies cannot detect the faulty line, 
and thus, it has to control all the MMCs in the network out of 
service to decouple the fault. The short-term power outage of 
the entire system severely damages the power supply reliability. 
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2 
Therefore, an integrated control and protection scheme has to 
be proposed to clear the fault without affecting the healthy line. 
Especially for the DC distribution system with ring topology 
discussed in this paper, it calls for higher demands for the 
cooperation of protection and control, owing to the more 
complicated structure compared with the radial and hand-in-
hand topology networks [16] [17].  
Currently, researches combining the active control of FB-
MMC and the protection have been conducted to enhance the 
fault ride-through ability of a flexible DC distribution network 
[18]-[22]. A control and protection scheme for transient fault is 
proposed in [18], however, it cannot realize the selective 
isolation in multi-terminal DC distribution networks, neither in 
the network with a ring topology. [19] proposed a control and 
protection scheme using a developed hybrid AC/DC relay to 
prevent the blackouts caused by cascading faults. However, the 
scheme is not suitable for the DC networks without the 
proposed hybrid AC/DC relay. In [20], the active control of 
VSC is introduced to limit the fault current actively in AC 
microgrid, but this strategy needs reactive compensation to 
improve the performance. In [21], the control of sub-modules 
in the transfer branch of a DCCB is used to differentiate 
instantaneous and permanent faults in DC lines before reclosing, 
rather than proposing a specific method to locate and isolate the 
DC fault. In [22], a voltage-error-dependent fault current 
injection is proposed to limit fault currents during faults and 
enable overcurrent fault detection and location. A low energy 
protection logic is proposed [23], where differential protection 
is adopted to identify the faulty line and selectively isolate the 
DC fault. However, the accuracy of the presented fault 
detection may be influenced by distributed capacitance.  
As a result, the protection and control methods reported in 
the literature have not effectively integrated the functions for 
limiting fault currents, detecting faulty lines, and clearing faults. 
Thus, further investigation is required. The main contribution 
of this paper is to propose an integrated control and protection 
scheme in FBSM-MMC based flexible DC distribution 
networks. The proposed scheme consists of three stages: active 
current limiting control (Stage 1), fault identification based on 
asynchronous current zero-crossing features (Stage 2), and fault 
isolation based on the cooperation of the DC circuit breaker and 
high-speed switch (Stage 3). The three stages respectively 
achieve the abovementioned three functions. 
The paper is organized as follows. Section II presents the 
integrated control and protection scheme, considering different 
operating stages. In Section III, the proposed scheme is verified 
through the simulation in PSCAD/EMTDC and assessed. 
Finally, Section IV draws the conclusions.  
II. INTEGRATED CONTROL AND PROTECTION SCHEME BASED 
ON FBSM-MMC ACTIVE CURRENT LIMITING CONTROL 
STRATEGY 
This study is based on a four-terminal DC distribution 
network  [24], as shown in Fig. 1. L1 – L4 represent the four DC 
lines. Each line is configured with a DCCB at one terminal and 
a high-speed switch (HSS) on the other terminal, corresponding 
to CB1 – CB4 and S1 – S4, respectively. For the convenience of 
discussion, the DCCB, HSS, and corresponding MMC of the 
converter station on the same bus are considered as a unit. For 
example, CB1, S1, and T1 can be regarded as a unit. T1 – T4 are 
all FBSM-MMC based symmetrical monopole converter 
stations, among which T1 operates in a DC voltage control and 
reactive power control mode, and other converters operate in 
the active and reactive power control mode. 
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Fig. 1.  The topology of flexible DC distribution network. 
 
The symmetrical monopole topology is adopted for the 
considered DC distribution network, which does not experience 
significant overcurrent during pole-to-ground faults [12]. 
Therefore, only pole-to-pole DC fault is studied in this paper. 
The three-stage integrated control and protection scheme are 
analyzed in the following. 
A. Stage 1: FBSM-MMC-Based Active Current Limiting 
Control 
The internal structure of the FBSM-MMC in the converter 
station is shown in Fig. 2, where Idc and Udc are the output DC 
current and DC voltage of the MMC, Larm is the arm inductance 
of MMC, and LT is the leakage inductance of the transformer. 
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Fig. 2.  Structure of FBSM-MMC. 
 
The MMC control under normal operating conditions is 
presented in Fig. 3, where L denotes the equivalent inductance 
and is equal to L=Larm/2+LT. When the converter station adopts 
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3 
active power control, the outer controllers’ strategy is changed 
from the DC voltage control to the active power control, as 
shown in the blue dashed frame in Fig. 3.  
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Fig. 3.  Control structure of MMCs.  
 
To suppress the second harmonic circulating current and to 
reduce power losses inside the converter, it is also necessary to 
add circulating current suppression control (CCSC), whose 
control theory is depicted in Fig. 4. The proposed active current 
limiting control is based on the CCSC. 
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Fig. 4.  Structure of CCSC control. 
 
The reference value of the sub-module voltages of the upper 
and lower arms in each phase, uuj* and ulj*(j=a,b,c), can be 
calculated by the outputs of the outer controllers (uj*) and the 
voltage produced by the CCSC (ucomj*), as shown in Fig. 5. 
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Fig. 5.  Calculation of the reference value of MMC sub-module voltage. 
 
Under normal operating conditions, the output DC current Idc 
of a converter station is the sum of the currents of its internal 
three arms, that is 
 dc cira cirb circI i i i   , (1) 
where, icirj (j=a,b,c) is the circulating current component in each 
phase, which can be calculated by the upper- and lower-arm 
currents, as shown in (2). 
 
 u l
cir 2
j j
j
i i
i

  (2) 
The single-phase equivalent structure is shown in Fig. 6, 
where Leq and Req are equivalent inductance and resistance of 
phase j (j=a,b,c). The voltage equation can be derived as (3). 
 
cir
eq eq cir dc u l2 2
j
j j j
di
L R i U u u
dt
    , (3) 
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Fig. 6.  Single-phase equivalent circuit 
 
When a pole-to-pole fault occurs on the DC side, the DC 
voltage Udc drops to 0, (3) can be written as (4). 
 
cir
eq eq cir u l com2 2
j
j j j j
di
L R i u u u
dt
    , (4) 
where ucomj represents the voltage produced by the CCSC. By 
calculating the sum of ucoma, ucomb, and ucomc, the relationship 
between the output DC currents of the converter station and the 
bridge capacitor voltages are derived by: 
 
   eq cira cirb circ eq cira cirb circ
dc
eq eq dc coma comb comc
2 2
2 2
d
L i i i R i i i
dt
dI
L R I u u u
dt
    
    
  (5) 
Considering 
 comz coma comb comcu u u u    (6) 
The relationship between Idc and ucomz can be obtained, as 
shown in (7). 
 
dc
eq eq dc comz2 2
dI
L R I u
dt
    (7) 
Comparing (7) with (4), the output voltage (ucomz*) and the 
output reference voltages of the CCSC have the same 
characteristics, so it is reasonable to add ucomz* determined by 
the fault current (Idc) to ucomj* to control Idc when a fault occurs 
[25]. The concrete method to limit a fault current is illustrated 
in Fig. 7. When a fault occurs, the control is put into use, and 
ucomz* depends on the difference between Idc and the reference 
current (Idcref). Subsequently, ucomj*’ obtained by ucomz* and ucomj* 
is used to calculate the alternative reference valves of the sub-
module voltages. Through setting the reference value of Idc*, Idc 
can be limited. Otherwise, ucomz* is equal to zero, and the control 
will not affect the normal operation of MMCs. 
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Fig. 7.  Diagram of the current limiting control strategy of MMC. 
 
Idc is commonly limited to zero to avoid the overcurrent in 
the MMCs and ensure the fault clearance. However, the fault 
current features detected by the protection disappear quickly 
under this condition, which hampers the reliable detection of 
the faulty line [12]. In consequence, this study limits the post-
fault DC current of the converter station to 1.2 p.u., i.e. Idcref is 
set as 1.2 p.u., comprehensively considering the overcurrent 
level that the system can withstand and ensuring obvious fault 
features that the faulted line can be detected in the following 
stage 2.  
B. Stage 2: Fault Identification Based on Asynchronous 
Current Zero-Crossing Features 
After limiting the post-fault currents, a fault identification 
method based on the asynchronous zero-crossing features of the 
currents at both ends of the faulty line is analyzed in the 
following. Moreover, no-load operation condition and the 
impact of fault resistance are considered to discuss the 
correctness of the proposed method. 
1) Asynchronous zero-crossing features of currents 
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Fig. 8.  Fault currents when a fault occurs at F1, F2, or F3. 
 
Fig. 8 provides the fault current distribution when a pole-to-
pole DC fault occurs at F1, as well as three possible fault 
locations. For the DC line L1, the fault F1 is an internal fault, 
and the faults F2 and F3 are external faults. When a fault occurs, 
all the fault currents flow from the converter station to the fault 
point. As shown in Fig. 8, all the currents flow into F1 after the 
fault.  
Fig. 9 indicates the direction change of the fault current of L1 
when faults F1 – F3 occur. In Fig. 9, the blue solid lines indicate 
the load current direction, and the red dashed lines show the 
trend of the post-fault currents. I1 & If1, I2 & If2 are the pre-fault 
& post-fault currents flowing through CB1 and S2. As shown in 
Fig. 9 (a), If1 is opposite to I1 when the fault F1 occurs, and thus 
the zero-crossing of If1 must occur. On the contrary, If2 flows 
through S2 in the same direction as I2, which indicates the non-
zero-crossing in If2. In short, the zero-crossing of the currents at 
both ends of the faulty line is asynchronous. However, when the 
fault F2 or F3 occurs, the zero-crossing phenomena are different, 
as shown in Figs. 9 (b) and (c). In Fig. 9 (b), the direction of the 
fault current indicates non-zero-crossing in If1 and If2, while in 
Fig. 9 (c), the directions of the fault current and the load current 
are opposite to each other, and the zero-crossing may occur in 
both If1 and If2. 
CB1 S2
I1 I2
If1
If2
L1
M NF1
CB1 S2
I1 I2
If1 If2
L1
M NF2
CB1
S2
I1 I2
If1
If2
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M N F3
(a)
(b)
(c)  
Fig. 9.  Flow direction of the fault current in line L1 with (a) internal fault at F1, 
(b) external fault on M side, and (c) external fault on N side. 
 
In conclusion, when a pole-to-pole fault occurs, the zero-
crossing features in the currents at both ends of the faulty line 
are different, while they are the same in the healthy line: 
currents at both ends demonstrate zero-crossing or non-zero-
crossing features synchronously. Depending on such fault 
characteristics, faulty lines can be distinguished from healthy 
lines precisely. 
2) The influence of no-load operation 
If the line operated at no-load condition, it may be 
inapplicable to identify faults using the current zero-crossing 
features at two ends of the line, since the pre-fault current is 
always equal to zero. Adding a current offset value (ΔI) in the 
pre-fault current may solve the above problem. This means that 
the pre-fault current at one end of the no-load line is +ΔI, while 
that at the other end is -ΔI, as shown in Fig. 10 (a). The positive 
direction of the current is supposed to be the same as that of the 
load current (blue solid lines) in Fig. 9. 
When an internal fault occurs at L1, as shown in Fig. 10 (b), 
the current at CB1 is equal to If1 + ΔI and shows non-zero-
crossing features after the fault. The current at S2 is equal to If2 
– ΔI, and the current zero-crossing may occur. As a result, the 
asynchronous zero-crossing feature of the currents at both ends 
of the faulty line is created, and the faulty line can be detected 
reliably. 
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Fig. 10.  Current of no-load line L1 when is ΔI added: (a) pre-fault condition; 
(b) internal fault condition. 
 
3) Influence of fault resistances 
In the conventional control scheme, if the fault current is less 
than the load current in the event of high impedance faults, the 
currents at both ends of the faulty line may do not change 
direction, as illustrated in Fig. 11 (yellow arrows). However, in 
the proposed scheme, the FBSM-MMC actively injects current 
into the fault and thus, the current at one end of the faulty line 
is forced to cross zero while the other does not, as seen in Fig. 
11 (green arrows). The faulty line hence can be accurately 
identified in the proposed protection scheme. 
N
F1
S2
M
CB1
If
Rf
Load current
Conventional scheme  Proposed scheme  
Fig. 11.  Comparison of current direction between the conventional and 
proposed schemes during high impedance faults.  
 
C. Stage 3: Fault Isolation Based on the Cooperation of 
DCCB and HSS 
After the faulty line is identified through stage 2, the faulty 
line should be isolated as soon as possible. Although the fault 
isolation is easier to realize when the DCCBs are equipped at 
both ends of the line, the scheme has poor economics. Therefore, 
further research on isolating the fault based on economical 
DCCB configuration is required, which will be analyzed in this 
section. 
1) Fault isolation scheme 
At present, electrical devices that can be used to isolate the 
fault mainly are DCCB and HSS [26]. In order to reduce the 
number of DCCBs equipped, HSSs are used to replace some 
DCCBs in the network. Since HSS itself does not have the 
ability of arc suppressing, it has to be coordinated with other 
devices to fast isolate the fault [27] [28]. Since the DC current 
can be regulated by MMC active current limiting control, the 
fault isolation scheme presented in this paper utilizes MMC 
active current limiting control and the cooperation of DCCB 
and HSS. Such a scheme realizes the optimization of DCCB 
configuration and conserves the cost of network construction. 
A detailed scheme is described below. 
Supposing the fault F1 occurs, the FB-MMCs immediately 
switch to the DC current control mode after fault detection to 
limit the output DC current at 1.2 p.u. Subsequently, the faulty 
line will be detected according to the asynchronous zero-
crossing features of the currents at both ends of the faulty line. 
After the fault current limitation, CB1 can cut off the fault 
current more easily and reliably, since the active control 
decreases the fault current from several tens of times the rated 
current to approximately two to three times. However, S2 needs 
to coordinate with CB2 and T2 to open, since it can only be 
disconnected when fault current crosses zero. The specific 
cooperating method is illustrated in Fig. 12: first, disconnect 
circuit breaker CB2; then, change the control strategy of MMC 
in converter station T2 and reduce its output current to zero; 
finally, disconnect S2, and thus accomplishing the faulty line 
isolation. 
T2
CB1
CB2
S2
L1
T2
CB1
CB2
S2
L1 1.2pu 0
 
Fig. 12.  The action of protection device at both ends of line L1. 
 
The characteristics of the fault isolation scheme based on 
DCCB and HSS are summarized as follows:  
 For each line in the DC distribution network, only one end 
needs to be equipped with DCCB. Compared to the scheme 
in need of DCCB at both ends, the number of DCCBs is 
reduced by half. Besides, the cost of DCCB production is 
reduced due to the fault current has been limited by active 
control in Stage 1. Therefore, the cost of construction is 
saved considerably.  
 For the pure HSS scheme, where only the HSS is equipped 
at each end of DC line, the entire DC network needs to be 
de-energized to open HSSs for fault isolation, leading to 
long interruption of power transmission. Differently, in the 
proposed scheme, the DCCBs open after fault detection to 
fast partition the DC network, and hence the power 
transmission of the healthy part can fast restore. The impact 
of the fault on the system is thus minimized in the proposed 
protection arrangement. 
 The only action required when the faulty line is cut off is 
to control the output current of the converter station at the 
HSS side to zero. 
2) Fault restoration scheme 
After the fault isolation, power supplied by converter station 
T2 to line L4 needs to be restored. Once the disconnection of S2 
is completed, a signal will be sent to each converter to switch 
from the current limiting control mode to normal operating 
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mode. CB2 will also be closed to restore electric power supplied 
by T2 to L4. In order to set up DC voltage quickly, the reference 
value of DC voltage control is set as the rated DC voltage 
directly. If the active power Pdc injected into the DC distribution 
network is large, according to (8), an overcurrent will be caused 
during the DC voltage recovery process. 
 dcdc
dc
P
I
U
  (8) 
Therefore, the active power reference should increases to its 
rated value linearly over time to avoid the overcurrent, as shown 
in Fig. 13. 
Udc
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id PI
P
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*
t
P*
Udc
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Fig. 13.  The linear increasing process of the reference value of active power 
control. 
 
D. Flowchart of Protection and Fault Isolation Scheme 
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Fig. 14.  Flowchart of integrated control and protection scheme. 
As a summation of the analysis above, Fig. 14 shows the flow 
chart of the integrated control and protection scheme proposed 
in this paper. In this scheme, the start-up of FB-MMC active 
current limiting control is accomplished by tracking the rate of 
change of DC voltage [12]. After the fault occurs, the voltage 
of the DC network decreases rapidly. If the changing rate of DC 
voltage du/dt satisfies the start-up criterion, the MMC active 
current limiting control will be put into service. Subsequently, 
the faulty line is detected according to the asynchronous zero-
crossing features of the post-fault currents at both ends of the 
lines. Finally, the MMC, DCCB, and HSS are cooperated to 
isolate the faulty line. 
As a consequence, the integrated scheme proposed in this 
paper solves the technical difficulty of short-term power 
outages in the whole system caused by FB-MMC blocking after 
the fault in FB-MMC based flexible DC distribution networks, 
by means of the coordination of ‘active current limiting control’, 
‘faulty line identification’, and ‘fault isolation’. 
III. SIMULATION VERIFICATION 
The simulation model of flexible DC distribution network is 
built in PSCAD/EMTDC, as shown in Fig. 1. Converter stations 
at four terminals are all constructed with FBSM-MMC 
topology.  
TABLE I.  
PARAMETERS OF THE MMCS 
Parameter Value 
Voltage of DC distribution lines ±10 kV 
Voltage of AC grid 110 kV 
Rated power of converter devices 4 MW 
Turn ratio of the converter transformer 110/10 kV 
 
TABLE. II.  
PARAMETERS OF THE DC LINES [29] 
Parameter Value 
Line model type in PSCAD 
Frequency-dependent 
(phase) Model 
Length of DC distribution line 4×20 km 
Inductance of DC distribution lines 0.742 mH/km 
Resistance of DC distribution lines 0.0318 Ω/km 
Capacitance of DC distribution lines 0.012258 uF/km 
 
TABLE. III.  
PARAMETERS OF THE DCCBS [30] 
Parameter Value 
Operating time 2 ms 
Rated voltage ±10 kV 
Breaking current 2 kA 
Short-time withstand current 20 kA/1 s 
Peak withstand current 50 kA 
 
The detailed parameters of the MMCs, DC lines and DCCBs 
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in the tested flexible DC distribution networks are list in Table 
I, Table II, and Table III, respectively. The HSS is modeled as 
an ideal switch which can only be operated at zero current. A 
delay time of 2 ms is introduced in the operation of the ideal 
switch to model the mechanical time delay [31]. Shown below 
is the verification of the integrated control and protection 
scheme put forward in this paper, in combination with a 
simulation model. 
A. Stage 1: MMC Active Current Limiting Control 
During a pole-to-pole fault, the measured magnitude of 
output DC current (iMMC1) of the converter station with and 
without current limiting control is displayed in Fig. 15. The 
fault occurred at t = 0 ms, and the current limiting control was 
activated at t = 0.5 ms [32].  
From the blue line shown in Fig. 15, the current surges after 
the fault occurs, and severe overcurrent appear within 10 ms 
since there is no MMC active current limiting control in service. 
However, the fault current is limited considerably as the green 
line shows. Hence, MMC active current limiting control 
significantly limits output DC current of the converter station 
after the fault. 
0-2 2 4 6 8 10
0
1
2
i M
M
C
1
/k
A
t/ms
Current limiting control 
0.5
Without control
With control
 
Fig. 15.  DC current of MMC Idc1 with and without MMC current limiting 
control. 
 
The capacitor voltages of FBSMs fluctuate around the rated 
value and their peaks are well controlled below 1.1 p.u. [25] 
during the fault, as shown in Fig. 16 (a). The upper and lower 
arm currents exhibit disturbance during the fault but are less 
than 2 p.u. [25] and thus, the FBSM-MMC can remain in 
operation during the fault and actively inject fault currents to 
the DC network, as displayed in Fig. 16 (b) and (c). In the 
proposed method, the DC current is slighted increased to 1.2 
p.u. but, due to the reduced transmitted power, the three-phase 
AC currents are reduced and balanced during the fault, as 
shown in Fig. 16 (d). Therefore, the arm currents do not 
significantly increase as observed in Fig. 16 (b) and the IGBTs 
are not exposed to substantial current stress. 
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Fig. 16.  Waveforms of the converter T2. (a) average SM capacitor voltages of 
the three-phase upper arms, (b) upper and lower arm currents, (c) converter DC 
terminal current and (d) three-phase AC currents. 
 
B. Stage 2: Fault Identification Based on Asynchronous 
Current Zero-Crossing Features 
When fault F1 occurs, fault currents in L1 to L4 are 
demonstrated in Fig. 17, wherein i12 is the current flowing from 
T1 to T2 in L1, i21 is the current flowing from T2 to T1, and so 
forth. 
Fig. 17 shows that the current zero-crossing point only occurs 
at one end of the faulty line L1. Both ends of healthy line L2 and 
L3 performs non-zero-crossing features, and yet, the 
synchronous zero-crossing point is observed in the healthy line 
L4 during the entire process. Therefore, the faulty line L1 is 
detected. The MMC active current limiting control strategy 
discussed in this paper maintains an output DC current of the 
converter station at approximately 1.2 p.u. However, in Fig. 17, 
two ends of L1 experience the fault current surging to 
approximately 4 p.u. The reason for this phenomenon is that 
currents i12 and i21 not only consist of the post-fault currents of 
converter stations T1 and T2, but also include the feeding 
Authorized licensed use limited to: UNIVERSITY OF STRATHCLYDE. Downloaded on August 13,2020 at 10:07:10 UTC from IEEE Xplore.  Restrictions apply. 
2168-6777 (c) 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2020.3014795, IEEE Journal
of Emerging and Selected Topics in Power Electronics
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
8 
currents from converter stations T3 and T4. Compared with the 
overcurrent caused by blocking, the fault current is not only 
well limited but also exhibit obvious fault features, which helps 
with the right choice of protection. 
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Fig. 17.  Fault currents at each line when a fault occurs at F1: (a) L1, (b) L2, (c) 
L3, and (d) L4. 
 
C. Stage 3: Fault Isolation Based on the Cooperation of 
DCCB and HSS 
Similarly, to verify the efficiency of the fault isolation 
scheme mentioned in subsection III. C., a pole-to-pole DC fault 
F1 was simulated. The currents flowing through CB1 and S2 are 
shown in Fig. 18.  
The current at CB1 in L1 is shown in Fig. 18 (a). It is evident 
in the figure that within 5 ms after fault occurrence, the fault 
current is well-limited thanks to MMC active current limiting 
control. In this situation, requirements for breaking the capacity 
of CB1 are lower in comparison with the case where there is no 
active current limiting control. At 5 ms, faulty line 
identification is accomplished and the current at that point 
damps to 0 spontaneously from tripping CB1. 
Since MMC2 in converter station T2 needs to cooperate with 
CB2 to disconnect S2, the output DC current iMMC2 in the 
converter station and current i24 at CB2 are shown in Fig. 18 (b). 
During 0–5 ms after fault happens, MMC active current 
limiting control restrains iMMC2 and fault current at CB2 in 
specific ranges, with respect to the reference 1.2 p.u. of output 
DC current of the converter station. At 5ms, the associated CB2 
is tripped, and Idc* is adjusted to 0. The current flowing through 
S2 drops to 0 quickly as shown in Fig. 18 (b). 
Fig. 18 (c) demonstrates the waveform of i21 flowing through 
switch S2. Current i21 damps to 0 rapidly right after the 
disconnection of CB2 and Idc* changes to 0. Then, S2 is 
disconnected. Since CB1 opposite to the faulty line has already 
been switched off, the fault is thus isolated.  
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Fig. 18.  Waveforms of fault currents during stage 3: (a) fault current i12., (b), 
fault currents iMMC2 and i24 (c) fault current i21 
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Considering the time delay of DCCB and HSS [30], DC 
distribution network recovers at 15 ms after the fault occurs. 
The current, voltage of line L4 and active power of converter 
station T2 during the recovery process are shown in Fig. 19. 
After the isolation of the faulty line, the DC distribution 
network could build up voltage during a few milliseconds and 
resume active power supplied by converter station T2 to line L4 
in approximately 100 ms. 
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D. Influence of Additional Branch on the Proposed 
Protection Scheme  
L2a
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Fig. 20.  A new topology of DC distribution network with a branch line 
connected to an AC load.  
 
To verify the proposed scheme, an additional branch line LW 
is added to the tested DC network to supply a 2 MW AC load 
through the FBSM-MMC T5, as illustrated in Fig. 20. The 
DCCB CBA5 and HSS S5A are equipped at each end of branch 
line LW, and a similar protection arrangement has also be 
applied at the DC lines L2a and L2b. 
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Fig. 21.  Fault currents during DC fault F4 at each end of the line: (a) L1, (b) L2a, 
(c) L2b, (d) L3, (e) L4 and (f) LW. 
 
To further confirm the validity of the proposed protection 
scheme, a pole-to-pole DC fault F4 is applied at the line L2a. 
After fault occurrence, in addition to converters T1-T4, the 
converter T5 at the branch line also actively limits the DC fault 
current to 1.2 p.u, as displayed in Fig. 21 (f). The current zero-
crossing point occurs at only one end of the faulty line L2a, 
while no zero-crossing or synchronous zero-crossing is 
observed for the healthy lines L1, L2b, L3 and LW, as displayed 
in Fig. 21 (a) and (c)-(f). According to such asynchronous zero-
crossing characteristics of fault lines, the DCCB CB1 and CBA1 
are thus tripped to fast partition the DC network. Then the 
converter T1 reduces its DC terminal current to zero and hence 
the HSS S1 is opened at zero current to completely isolate the 
fault.  
Similarly, if the fault occurs at the line L2b, the DCCB CB3, 
CBA1, and CBA5 will trip and then the HSS SA3 can be 
disconnected. For the fault at the line LDC, CBA5 will trip and 
then S5A is disconnect after the converter T5 actively reduces its 
DC terminal current to zero. The faults that occur at other lines 
can also be similarly detected and isolated using the proposed 
arrangement. 
IV. CONCLUSION 
This paper proposes an integrated control and protection 
scheme based on MMC active current limiting strategy for DC 
distribution networks. The main contributions are as follows:  
1) In order to solve the problem caused by MMC blocking in 
the DC distribution network, this study combines control and 
protection. The rapid increase of fault current could be limited 
by MMC active control, which makes fault identification more 
precise. Moreover, the protection and isolation scheme 
compensates for the shortcomings of the control strategy. The 
integration of control and protection schemes performs better 
than either of them individually, which not only avoids the 
short-term power outage but also accelerates the recovery of the 
system in the post-fault state. 
2) According to the captured current zero-crossing features at 
the two ends of the line by an MMC active current limiting 
control, the faulty line can be identified quickly. The fault 
criterion is simple but credible, allowing it to work under 
different circumstances. 
3) Based on the MMC active current limiting control, the 
coordination of DCCB and HSS can be utilized to complete the 
fault isolation. The number of DCCBs needed in this scheme 
reduces by half compared to that in the method of installing 
DCCBs at both ends of the lines. Moreover, the fault current 
provided by MMC with the active current limiting control is 
relatively small. Consequently, it lowers the demand for 
breaking the capacity of DCCB and further saves the cost of 
construction. 
4) At present, protection and fault isolation schemes based on 
the MMC active control can only be applied to FBSM-MMC 
based flexible DC distribution networks. When it comes to 
active current limiting control scheme in HBSM-MMC based 
flexible DC distribution network, further studies need to be 
conducted. 
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